

CLAIMS

What is claimed is:

1
2
3
4
5
6
7
8

1. An apparatus comprising:

first and second bus interface circuits to interface to first and second buses, respectively, the first bus being accessible to a first processor;

a processor interface circuit to interface to a second processor; and

an arbitration logic circuit coupled to the first and second bus interface circuits and the processor interface circuit to arbitrate access requests from the first and second processors.

1 2. The apparatus of claim 1 wherein the second processor is coupled
2 to the first and second buses.

1 3. The apparatus of claim 2 wherein the processor interface circuit
2 comprises:

3 a command decoder to decode an access command from the second
4 processor requesting access to one of the first and second buses.

1 4. The apparatus of claim 1 wherein the arbitration logic circuit
2 disables the first bus interface circuit when the second processor requests access to
3 the second bus.

1 5. The apparatus of claim 1 wherein the arbitration logic circuit
2 enables the first and second bus interface circuits when access request to the
3 second bus from the first processor is granted.

1 6. The apparatus of claim 1 wherein the arbitration logic circuit
2 resolves access requests from the first and second processors such that the first
3 processor accesses the first bus while the second processor accesses the second
4 bus.

1 7. The apparatus of claim 1 wherein the first processor is one of a
2 microprocessor, a micro-controller, and a digital signal processor.

1 8. The apparatus of claim 1 wherein the second processor is a direct
2 memory access (DMA) controller.

1 9. The apparatus of claim 1 wherein the first and second buses are of
2 same type.

1 10. The apparatus of claim 1 wherein the first and second buses are of
2 different types.

1 11. A method comprising
2 interfacing to first and second buses by first and second interface
3 circuits, respectively, the first bus being accessible to a first processor;
4 interfacing to a second processor; and
5 arbitrating access requests from the first and second processors.

1 12. The method of claim 11 wherein the second processor is coupled to
2 the first and second buses.

1 24. The system of claim 21 wherein the arbitration logic circuit
2 disables the first bus interface circuit when the second processor requests access to
3 the second bus.

1 25. The system of claim 21 wherein the arbitration logic circuit enables
2 the first and second bus interface circuits when access request to the second bus
3 from the first processor is granted.

1 26. The system of claim 21 wherein the arbitration logic circuit
2 resolves access requests from the first and second processors such that the first
3 processor accesses the first bus while the second processor accesses the second
4 bus.

1 27. The system of claim 21 wherein the first processor is one of a
2 microprocessor, a micro-controller, and a digital signal processor.

1 28. The system of claim 21 wherein the second processor is a direct
2 memory access (DMA) controller.

1 29. The system of claim 21 wherein the first and second buses are of
2 same type.

1 30. The system of claim 21 wherein the first and second buses are of
2 different types.